|
|
Tool for Security Testing of WPA-PSK
Gancarčík, Lukáš ; Kačic, Matej (referee) ; Jurnečka, Peter (advisor)
This thesis is referring to the problems of securing a wireless network, to the possibilities of defending these networks and the implementation of the tool to test them. It discusses the usage of the nVidia CUDA technology to accelerate parallel tasks. The advantages of using this technology as well as the rise of performance compared to the results of a classic processor can also be viewed. The conclusions of the tool used on a real wireless network are reviewed in the end.
|
|
|
Gomoku Game
Basovník, Martin ; Dluhoš, Ondřej (referee) ; Kněžík, Jan (advisor)
This bachelor's thesis is focused on the development of arti cial intelligence for board game Gomoku. Firstly it describes the necessary theoretical basis for the development of intelligent opponents. Secondly it considers the possibility of parallelization. Next it describes the implementation of the game Gomoku. Finally it documents testing process, publishes the results of the development, and outlines possible further extensions to the application.
|
|
|
Application for Alignment of DNA Parts
Kašpárek, Tomáš ; Žák, Jakub (referee) ; Rozman, Jaroslav (advisor)
This thesis deals with DNA sequences alignment methods with focus on execution speed of given task and its optimality. The outcome of this thesis results in multiple programs, which presents DNA alignment algorithms and their versions programmed with OpenCL libraries, which are optimized on calculation rate. Text of this thesis apprises reader with DNA alignment problematic and its importance in biology. Further, algorithms for DNA alignment and options of their speed-up using libraries like CUDA or OpenCL are presented.
|
|
|
Database Performance Tuning
Paulíček, Martin ; Ruttkay, Ladislav (referee) ; Chmelař, Petr (advisor)
The objective of this thesis was to study problems of an insufficient database processing performance and possibilities how to improve the performance with database configuration file optimizations, more powerful hardware and parallel processing. The master thesis contains a description of relational databases, storage media and different forms of parallelism with its use in database systems. There is a description of the developed software for testing database performance. The program was used for testing several database configuration files, various hardware, different database systems (PostgreSQL, Oracle) and advantages of parallel method "partitioning". Test reports and evaluation results are described at the end of the thesis.
|
|
|
Design of Network Applications for a NetCOPE Platform
Hank, Andrej ; Kořenek, Jan (referee) ; Martínek, Tomáš (advisor)
Monitoring and security in multigigabit networks with speeds 1 - 100 Gb/s needs hardware acceleration. NetCOPE platform for rapid development of network applications uses hardware acceleration card with FPGA technology by means of hardware/software codesign. Increas in performance of platform's software part is dependent of parallel processing in applications to take advantage of utilising more processor cores. This thesis analyses NetCOPE platform architecture and possibilities of parallelising classic network applications and creates models of concurrent access to data in NetCOPE platform to utilize more processor cores. These models are subsequently implemented as extensions to platform's Linux system drivers. Userspace libraries are created to provide simple interface for applications to use these new features. To achieve high throughput of this solution several optimizations are performed. Results are measured by created testing tools.
|
|
|
Interpreter of a Dynamic Programming Language for Scientific Computing
Ocelík, Tomáš ; Orság, Filip (referee) ; Kněžík, Jan (advisor)
The master's thesis deals with design of a dynamic reflective prototype-based language. First, basic principles of this language group are explained and well known representatives are described. Then languages for scientific computing are shortly discussed. Next section of the thesis describes in detail the proposed programming language, its grammar and semantics. Principles of type checking and inheritance are explained. Thesis also demonstrates implementation of basic control structures known from other languages. Next section shows design of virtual machine for the language described before. Section explains used computational model, organization of the object memory and internal representation of important structures of the designed language. Finally, dynamic type checking, compiler and compilation of typical structures to the virtual machine internal code are discussed.
|
|
| |
|
|
Real-Time Displaying Quality Maps of Silicon Wafers
Mareček, Matěj ; Přibyl, Bronislav (referee) ; Herout, Adam (advisor)
The goal of this bachelor's thesis is to design and implement a software system that can collect real-time data from measurements of silicon wafers. There could be tens or hundreds data sources of measurements and data from these measurements can be rendered (also in real time). This work contains a description of the process of manufacturing and testing of integrated circuits. Subsequently, there is description of system architecture design, interior architecture of real-time server and GUI of client application. In the last section, there is shown how rendering of silicon wafers was implemented on platform JavaFX 2.2 and also implementation of hybrid multi-threading server architecture.
|
|
|
Desktop Game "Dáma"
Staněk, Ondřej ; Chmelař, Petr (referee) ; Kolář, Dušan (advisor)
This bachelor's thesis implements the draughts desktop game. Application allows to play according to different rules. It supports different ways of possible turns search of the player. One of them is the parallel computation.
|
|
|
Optical Field Calculations in GP-GPU
Srnec, Erik ; Polok, Lukáš (referee) ; Zemčík, Pavel (advisor)
This work describes a relatively new technique designed to write highly parallel programs, that name is OpenCL. It is intended for both GPU and CPU and other parallel processors. Libraries used by the processor architecture, which includes a large number of small cores. These cores are not as comprehensive as conventional processors and is therefore suitable for calculations, which are many and they are simple. It is this property could, under certain conditions, accelerate the calculation of the hologram, namely the calculation of the optical field. While the calculation itself is simple, but the amount of processed data is large and therefore slow. The work also contain the basic concepts of explanation of optical and digital holography.
|
guest ::
