|
Upgrading the Subsystem for Testing of the Safety Function of a Valve
Němec, Petr ; Fiedler, Petr (referee) ; Arm, Jakub (advisor)
The aim of this work is to develop a theoretical basis for the modernization of the subsystem for testing the valve function, the subsequent design and implementation of the visualization. The thesis briefly describes the steam turbine circulation and bypass technology. Thus, the technology of the system in which the safety function itself is located. Furthermore, the thesis deals with the functional safety analysis and describes the development of three analysis methods FTA, HAZOP and FMEA. The thesis also deals with the analysis and description of an existing application using a state diagram. From the subsequent analysis, the design of a new visualization is realized. The visualization is tested in the thesis using simulation which is performed on a real PLC and also using PLCSIM software.
|
| |
|
Entrance and security systems
Kohut, Michal ; Šedivá, Soňa (referee) ; Fiedler, Petr (advisor)
During writing this bachelor labour I strived to describe some entrace and security systems and their parts. Also some functions and usage of these systems were consecrated and there was introduced their division. I concerned also with observing of preventive exchanges, their properties and operating. The last part describe state machine of security central. It is diveded to 4 smaller state macines which were all tested using IAR visualSTATE program.
|
|
Statechart Diagram Simulator
Žídek, Marek ; Janoušek, Vladimír (referee) ; Kočí, Radek (advisor)
The Master's thesis presents specification, analyze and design phase of software development. The most stress is putted on Model Driven Development. It contains brief description of almost all UML 2.0 diagrams (use case diagram, class diagram, sequence diagram, activity diagram, state chart, component diagram and deployment diagram). Those principles have been extended to executable UML which can be used for model-driven software architecture. The design of such architecture is one of the current projects of Faculty of Information Technology, BUT. The part of that project is statechart simulator. The thesis discusses whole design of state chart simulator system step by step. It starts with specification, walk thought use case diagram and class diagram to collaboration diagram. In the last chapter, we mention the biggest implementation problems and specificities of Squeak Smalltalk programming language. Finally, it considers possibilities for extension and it evaluates results.
|
|
Microwave Modulators Based on Sixports
Dušek, Martin ; Bezoušek, Pavel (referee) ; Galajda, Pavol (referee) ; Šebesta, Jiří (advisor)
This doctoral thesis is focused on problems of modulators based on six-ports. It begins with description of current state of the art of six-ports used like modulators, their transfer functions and SIW technology. A design part of this thesis consists from experimental six-port based on substrate integrated waveguide (SIW) technology. There is presented step-by-step development of this six-port using this technology and also there is introduced micro-strip technology based six-port. Final design of six-ports and variable impedances were measured, the results are discussed and compared with expected ones in next chapters. Second part of this thesis deals with influences of internal parameters of six-ports to final signal transmission and derives theirs transfer functions for more than one reflection in structure. The computation results are compared with experimental measurements for fixed loads. With using of ideal loads sweeps, modulations with shaped input signals were calculated. For designed variables impedances, there was founded the optimal biasing points for demanded IQ diagram and discussed which from tested active circuit is suitable. In the last part there are shown results of experiment with these variable loads connected to both types of designed six-ports.
|
|
Application for Visualization of Finite Automaton Structure
Polcer, Ondřej ; Horáček, Petr (referee) ; Zámečníková, Eva (advisor)
The goal of this thesis is to create an application that converts text form of a finite state machine to a state diagram. First, the code form of finite state machine syntax is transformed into the object form and complemented by additional data. The algorithm of finding appropriate placement for individual state of structure follows to make their transition clear and understandable with considering the complexity of a given finite state machine. The application creates a set of equivalent views in various form and delivers the appropriate information for easy interpretation of results.
|
|
Autonomous generator of test scripts
Horký, Stanislav ; Šimek, Václav (referee) ; Kolouch, Jaromír (advisor)
The subject of this master thesis are state machines and their testing. To this purpose, an application is described, which is able to test these state machines autonomously. Application have two parts, first generator and editor of data is built and second part is testing procedure, which is able to test state machines in question and to give corresponding test report.
|
|
Entrance and security systems
Kohut, Michal ; Bradáč, Zdeněk (referee) ; Fiedler, Petr (advisor)
During writing this bachelor labour I strived to describe some entrace and security systems and their parts. Also some functions and usage of these systems were consecrated and there was introduced their division. I concerned also with observing of preventive exchanges, their properties and operating. At the end there was proposed a status automat machine of a smaller preventive exchange, which was adjusted in the program IAR visualSTATE.
|
|
Discrete Graph State Application Driver
Melkus, Josef ; Doležal, Jan (referee) ; Smrž, Pavel (advisor)
The aim of this work is to create a framework for integration testing of C++ systems based on their state diagrams. One part of the framework is a library defining the creation and transitions of a state diagram. Another part is an interface working on this library, that records state transitions in a run of a system. Records are then compared with an etalon. Etalon is the run of the system, that we consider as correct for a given set of inputs. The last part is an application for comparing state transitions and a script for test automation. The created system was tested within a partner company.
|
|
Discrete Graph State Application Driver
Melkus, Josef ; Doležal, Jan (referee) ; Smrž, Pavel (advisor)
The aim of this work is to create a framework for integration testing of C++ systems based on their state diagrams. One part of the framework is a library defining the creation and transitions of a state diagram. Another part is an interface working on this library, that records state transitions in a run of a system. Records are then compared with an etalon. Etalon is the run of the system, that we consider as correct for a given set of inputs. The last part is an application for comparing state transitions and a script for test automation. The created system was tested within a partner company.
|