National Repository of Grey Literature 51 records found  previous11 - 20nextend  jump to record: Search took 0.01 seconds. 
Sensor emulation tool
Gromeš, Jan ; Novotný, Radovan (referee) ; Levek, Vladimír (advisor)
The goal of this thesis is design of platform capable of sensor output emulation. The platform allows to emulate either digital sensors, communicating over UART, SPI, I2C, CAN and RS-485 buses, or analog sensors and sensors with frequency output. Design of computer interface to configure the platform is also a part of the thesis. Special emphasis is placed on the universality and overall user-friendliness of the entire system.
Simulation of an ARM Processor for the Education of Programming in Assembler
Ondryáš, Ondřej ; Goldmann, Tomáš (referee) ; Orság, Filip (advisor)
This thesis aims to implement a didactic tool for simulation of an Arm-based processor integrated into the Visual Studio Code editor. The tool facilitates learning about the machine-level programming of these processors. It implements a service that provides an assembler and a simulator for the A32 instruction set. The service is built using the Unicorn emulation framework and other open-source tools. The editor extension uses the service to add support for the development and debugging of programs written in the assembly language. It shows descriptions of used instructions and helps the programmer understand their function. When debugging, it enables stepping through the code and provides various views of the state of the simulated processor, its registers and memory. The solution can be used in the Advanced Assembly Languages course at FIT BUT. It could be further improved in the future to support other architectures and provide an easy learning environment in other courses related to machine-level programming.
Simulator of SCADA protocols
Bohačík, Antonín ; Mlýnek, Petr (referee) ; Blažek, Petr (advisor)
This work is focused on creation of fully functional communication generator of IEC 60870-5-104 protocol. The theoretical part explains in detail the basic principles, properties and possibilities of communication standards DNP3, IEC 60870 and IEC 61850. The next part is focused on the analysis of communication and implementation of this communication in the PQ MEg44PAN device. The last part deals with the configuration of Raspberry Pi 3 devices and the communication emulation of the IEC 60870-5-104 protocol. All programs were written and tested using the Clion development environment.
Java Byte Code Emulator Suitable for Malware Detection and Analysis
Kubernát, Tomáš ; Rogalewicz, Adam (referee) ; Drahanský, Martin (advisor)
The goal of this thesis is to create a virtual machine that emulates a running programs written in Java programing language, which would be suitable for malware analysis and detection. The emulator is able to detect arguments of exploitable methods from Java standard classes, the order of calling these exploitable methods and also execution the test application. Overall functionality was tested on appropriate examples in which held its own measurements. At the end of the paper we describe testing of the emulator, which also contains tables and graphs for better results visualization.
Virtualization of laboratory tasks for the CISCO course
Abbasi, Farhad ; Komosný, Dan (referee) ; Kubánková, Anna (advisor)
Tato bakalářská práce se zabývá laboratorními úlohami pro novou certifikaci CISCO (CCNP ENARSI), seznámením se s tématy, výběrem nejvhodnějšího prostředí pro simulaci laboratorních úloh, vytvořením topologie pro každou laboratoř. Kromě topologie byl vytvořen konfigurační soubor (.txt) a nahrán do příslušného zařízení pro úlohy zaměřené na hledání problémů. V neposlední řadě bylo navrženo a implementováno řešení vzdáleného přístupu pro připravené laboratoře.
A CPU Emulator for Course of Assembly Languages
Charvát, Lukáš ; Samek, Jan (referee) ; Smrčka, Aleš (advisor)
The master thesis discusses the design of an emulator of a CPU architecture instruction set aimed at assembly languages course. While most of nowadays emulators are architecture specific, the emulator proposed in master thesis aims at education and better understanding of assembly languages. The emulator is not limited to a single CPU, but it easily allows defining a purpose-specific architecture and instruction set in order to perform operations upon it and to display its current state.
Design of a wireless communication interface with a PC for an emulation platform for modeling integrated circuits
Benc, Marek ; Janůš, Tomáš (referee) ; Šteffan, Pavel (advisor)
In the design center of Onsemi in Rožnov pod Radhoštěm, they use an emulation platform based around an FPGA for verification and debugging tasks for certain integrated circuits, and it's equipped with an interface that models an IC's configuration fuses with physical switches. For ICs with large fuse counts, working with this interface is tedious and error-prone, which has lead to this thesis investigating the possibilities for creating a wireless configuration interface that would be controlled by a PC.
Emulation of Memory Subsystems in Multiprocessor Environment
Rajčok, Andrej ; Husár, Adam (referee) ; Přikryl, Zdeněk (advisor)
This study cover problem of design of emulation platform for multiprocesors systems. This study discuss problem of multiprocessor communication, it discuss different kind of communication systems for multiprocesor communication and protocols for data coherency. One of the solutions is picked, and the design is made and implemented into integrated design enviroment. In the end, study analyze created emulation system with focus on performance and memory load.
Low-power emulators of higher-order elements
Teska, Tomáš ; Brzobohatý, Jaromír (referee) ; Biolek, Dalibor (advisor)
The thesis deals with emulating higher-order elements using the transformation mutators, which were described by Leon Chua in 1971. The procedure of designing mutators from their mathematical description to the synthesis of concrete electrical circuits is described. The circuit solutions are based on the utilization of advanced circuit principles in order to achieve optimal circuit performance. Mutators are implemented as a set of eight incremental modules. Via their cascade connection, it is possible to emulate arbitrary elements from the periodical table of higher-order elements. The proposed solutions are tested by means of computer simulations and also verified by measurements.
Emulator of Amiga A500 Home Computer in FPGA
Biberle, Zdeněk ; Strnadel, Josef (referee) ; Šimek, Václav (advisor)
This work takes a look at existing hardware reimplementations of the Amiga 500 home computer and examines the possibility of implementing a similar solution based on the Minerva a and Pipistrello development platforms. The result of this work is an emulator od the Amiga 500 based on a combinator of both platforms.

National Repository of Grey Literature : 51 records found   previous11 - 20nextend  jump to record:
Interested in being notified about new results for this query?
Subscribe to the RSS feed.