|
|
Design and Construction of a Hexapod Robot
Žák, Marek ; Rozman, Jaroslav (referee) ; Kubát, David (advisor)
This paper describes design, analysis and implementation of the six-legged walking robot - hexapod. The design and implementation of mechanical engineering, electronic and power management and walking algorithms are described in the thesis. The project is also a guide to the construction of a robot, which may be used for experiments with walking algorithms.
|
|
|
Mechanisms for Dependability Enhancement of Real-Time Embedded Systems
Slimařík, František ; Vašíček, Zdeněk (referee) ; Strnadel, Josef (advisor)
This thesis deals with issue of reliability of real-time embedded systems. Contains a summary of basic concepts related to field in real-time embedded systems and mechanisms for dependability enhancement through redundancy techniques and control flow checking. Describes the implementation of selected control flow checking mechanisms, the technique uses software watchdog timers, use of hardware n-modular redundancy in software environment and technique of process pairs using operating system uC/OS-II. The different mechanisms are validated by method injection of faults into the chosen data structures of system uC/OS-II.
|
|
|
Algorithms for Signal Processing in FPGA
Maršík, Lukáš ; Fučík, Otto (referee) ; Zemčík, Pavel (advisor)
This master's thesis describes ways of signal processing via digital devices. Major field of interest is an analysis of Doppler radar response and then mining of informations about detected object (e.g. speed, movement direction, length, ...). There was realized too little research, that's why borrowing some procedures from different branches not too much related to the IT is necessary. In case of using very complex methods that are easy to parallel, hardware implementation on the FPGA is supposed. With transceiver there is created a very powerful on-line system able to process most of tasks real-time. Then processed and transformed data are sent to the output so visualization and display can be made.
|
|
|
Car On-Board Videocamera with Telemetry Recording
Špaňhel, Petr ; Šimek, Václav (referee) ; Bartoš, Pavel (advisor)
This master thesis deals with the design devices for automobile driving record with the information on telemetry. Camera placed in the vehicle captures the traffic before the accident, can facilitate the decisions about the offender. The basic element of the camera is DaVinci development kit has been developed for digital video applications. The aim of this thesis is to find ways to effectively implement basic algorithms for processing and evaluation of the scanned image using a single-chip microprocessor.
|
|
|
Wireless Timer for Fire Sport Competitions
Holinka, Milan ; Šimek, Václav (referee) ; Bartoš, Pavel (advisor)
This thesis describes the design, development and realization of a wireless electronic timer for use in firesport. Specification of the final product is built with regard to versatility, ease of use and low acquisition costs. Commercial products have been compared as inspiration for this work. Requirements of the timer are based on the rules of firesport disciplines, where the timer can be used. It consists of a base station that can be accompanied for additional elements used to starting, splits capturing and stopping. An independent communication module has been created to ensure wireless connection. Libraries for comfort work with the module, support for USB bus and reliable protocol for wireless transmission have been implemented.
|
|
|
Petri Net Interpreter for Control Systems with Atmel Processor
Minář, Michal ; Kočí, Radek (referee) ; Janoušek, Vladimír (advisor)
Thesis focuses on interpretation of nested petri nets described in PNML language on Atmel processors. It introduces this limited - from memory capacity and perfomance point of views - targeted architecture, since it greatly affected both design and implementation. The interpreter is thouroughly described from all aspects of its design. One of most important concerns in the whole process was the ability to test and verify achieved state of functionality quickly and possibly without Atmel processor. That’s why the implentation took place on a squeak platform, that allowed to translate whole interpreter for targeted platform. Motivation behind this and overall process of translation is also a subject of this work.
|
|
|
FPGA Platform with .NET Micro Framework Support
Matyáš, Jan ; Minařík, Miloš (referee) ; Vašíček, Zdeněk (advisor)
The goal of the thesis is to design a development board that may be used for embedded systems prototyping. The board's key parts are an ARM-Cortex-based microcontroller and a FPGA programmable circuit. The platform is designed with .NET Micro Framework support in mind. The thesis contains specifications of the development board, describes the design process as well as the task of .NET Micro Framework porting and the establishment of communication bus between the FPGA and microcontroller circuits. The thesis is concluded by a set of demonstration examples which outline how to develop new applications for the designed platform.
|
|
| |
|
|
Implementation of Encryption Algorithms in VHDL Language
Kožený, Petr ; Martínek, Tomáš (referee) ; Kořenek, Jan (advisor)
This thesis deals with design and implementation of AES and DES encryption architectures for embedded systems. Architectures are implemented in VHDL language and design for FPGA technology. The proposed implementations are mapped on the Xilinx Spartan 3 technology. Both architectures are applied in simple ECB (Electronic Codebook) scheme with cache memories. A maximum throughput of design DES architecture 370 Mbps is achived with clock frequency of 104 MHz. The throughput of AES architecture at the maximum clock frequency of 118 MHz is 228 Mbps. Compared to software implementations for embedded systems, we achieve significantly higher throughput for both architectures.
|
|
|
System for Programming Minerva Platform
Dohnal, Michal ; Strnadel, Josef (referee) ; Bidlo, Michal (advisor)
Theoretical part of this thesis studies several concepts and interfaces being used for programming microcontrollers (MCUs) and reconfiguration of field programmable gate arrays (FPGAs) with closer look at those, which are available for MCU Kinetis K60 and FPGA Spartan-6 in circuitry given by the architecture of educational kit Minerva. This knowledge is employed in practical section which describes deployment of the supporting firmware belonging to group of firmwares so-called bootloaders. Finally the application QDevKit3 is introduced, that is based on this firmware, representing effective and fast way for easy programming of FLASH memory on Kinetis MCU using USB interface.
|
guest ::
