|
|
Support for Form Filling in Web Browser
Čekan, Ondřej ; Horáček, Petr (referee) ; Křivka, Zbyněk (advisor)
This thesis deals with the creation of an extension for the selected web browser, which should make working with web forms much easier for the user. The document describes ways how to automatically fill in data forms and principles of their storage. It also deals with tools for writing SMS messages, such as text compression, removal of diacritics, spell check. In thesis also discusses the often repeated filling in data forms. In conclusion, there are mentioned results of the thesis with possible future expansion proposals in the document.
|
|
|
Film Library
Nimizhan, Vladyslav ; Čekan, Ondřej (referee) ; Krčma, Martin (advisor)
This bachelor thesis is devoted to run film library. Users can manage databse of seen films and serials including ratings and notes. They can also add runntime of oncoming episodes to calendar. User gets notifications about planned episodes on their device synchronised with calendar. By designing of the aplication user interface and and intuitive interface was very important. Result of this work is an application implemented in PHP 5.6 with use of framework Nette.
|
|
|
Framework for RISC-V Compliance Tests Execution
Skála, Milan ; Čekan, Ondřej (referee) ; Zachariášová, Marcela (advisor)
This thesis focuses on design and implementation of a testing framework for different implementation types of RISC-V architecture. It describes history, instruction set and processor modes which are supported by this architecture. Further, the current methodologies and testing frameworks implemented in Python are discussed. Emphasis is placed on the analysis of compliance tests. In the practical part, the design and implementation of a framework for execution of compliance tests for models, which can be implemented in various ways, either as an ISA simulator or a hardware model, is done. The secondary aim of the thesis is to create a graphical user interface for quick and easy test configuration. Finally, the results are evaluated and the possibilities of further development are discussed.
|
|
|
Exploitation of HDMI Interface on Minerva Educational Platform
Marek, Jan ; Čekan, Ondřej (referee) ; Šimek, Václav (advisor)
The aim of this thesis is to explore the possibilities of video transfer via HDMI interface. Based on the results a circuit driver TFP410 will be designed, and both the circuit driver and generator of video data for this circuit will be implemented. The target platform in this thesis is school learning developing kit Minerva with MCU Freescale (NXP) Kinetis K60and FPGA Xilinx Spartan 6. The designed solution of the controller is a device controller which transfers communication from MCU to HDMI/DVI digital transmitter TI TFP410. MCU communicates with the device controller over FlexBus. All communication between the transmitter and the controller is realized over I2C bus. The device controller interface and MCU driver library must provide easy usage. The functionality of both the controller and MCU library is demonstrated on two demo applications (games Tetris and Sokoban).
|
|
|
Compilation of OpenCL Applications for Embedded Systems
Šnobl, Pavel ; Čekan, Ondřej (referee) ; Hruška, Tomáš (advisor)
This master's thesis deals with the support for compilation and execution of programs written using OpenCL framework on embedded systems. OpenCL is a system for programming heterogeneous systems comprising processors, graphic accelerators and other computing devices. But it also finds usage on systems composed of just one computing unit, where it allows to write parallel programs (task and data parallelism) and work with hierarchical system of memories. In this thesis, various available open source OpenCL implementations are compared and one selected is then integrated into LLVM compiler infrastructure. This compiler is generated as a part of toolchain provided by application specific instruction set architecture processor developement environment called Codasip Studio. Designed and implemented are also optimizations for architectures with SIMD instructions and VLIW architectures. The result is tested and demonstrated on a set of testing applications.
|
|
|
Functional Verification of Robotic System Using UVM
Krajčír, Stanislav ; Čekan, Ondřej (referee) ; Zachariášová, Marcela (advisor)
One of the currently most used approaches for verification of hardware systems is functional verification. This master thesis describes design and implementation of a verification environment using UVM (Universal Verification Methodology) methodology for verifying the correctness of the robot controller in order to eliminate functional errors and faults of its implementation. The theoretical part of the thesis describes the basic information about functional verification, methodologies for creating verification environments, the SystemVerilog language and fault tolerance methodologies. The next part of thesis focuses on the design of the verification environment, its implementation and the creation of tests used to verify the correctness of the robot controller. Results of verification are discussed and evaluated in the conclusion of this work.
|
|
|
Diagnostics Research Group Information System
Vaďura, Pavel ; Zachariášová, Marcela (referee) ; Čekan, Ondřej (advisor)
This thesis discusses the design and implementation of an information system for a research group. The basic technologies for the creation of an information system such as PHP, PHP frameworks, MySQL and jQuery are described. Another part deals with the specification, analysis, design and implementation reflecting the requirements of the research group on the functionality of the information system.
|
|
|
C++ Implementation of FPNN Structures
Pánek, Richard ; Čekan, Ondřej (referee) ; Krčma, Martin (advisor)
This master's thesis deals with the design and the C++ implementation of the Field Programmable Neural Networks (FPNNs) simulator. It briefly introduces the concept of artificial neural networks as it is the base of the FPNN concept. It presents the concept formal definitions and its calculation methods. The thesis also describes the special features of the FPNNs and the differences between the FPNNs and the classic neural networks. Furthermore, it deals with models of fault tolerant FPNNs. All the presented principles are used as the base of the developed implementation and the subsequent experiments.
|
|
|
Ontology-Based Content Management System
Čekan, Ondřej ; Bartík, Vladimír (referee) ; Burget, Radek (advisor)
This thesis deals with the analysis, design and implementation of a system based on semantic technologies and ontology languages. There is described the semantic web and its concept, technology of semantic web especially RDF and OWL and the ability to view on the Web. Another part of this work treats with the specification, analysis, design actual implementation of the system, which processes the ontology and allows users to create individual depending on the definition of the ontology. The created content is presented on the Web annotated. The result of this work is the demonstration application.
|
|
|
Framework for RISC-V Compliance Tests Execution
Skála, Milan ; Čekan, Ondřej (referee) ; Zachariášová, Marcela (advisor)
This thesis focuses on design and implementation of a testing framework for different implementation types of RISC-V architecture. It describes history, instruction set and processor modes which are supported by this architecture. Further, the current methodologies and testing frameworks implemented in Python are discussed. Emphasis is placed on the analysis of compliance tests. In the practical part, the design and implementation of a framework for execution of compliance tests for models, which can be implemented in various ways, either as an ISA simulator or a hardware model, is done. The secondary aim of the thesis is to create a graphical user interface for quick and easy test configuration. Finally, the results are evaluated and the possibilities of further development are discussed.
|
guest ::
