|
|
Acceleration of Data Encryption Algorithms in FPGA
Gajdoš, Miroslav ; Kaštil, Jan (referee) ; Šimek, Václav (advisor)
This work deals with the possibility of acceleration algorithm using reconfigurable FPGA circuits and speed of implementation by examining the difference compared to software implementation. The work describes the basics of encryption and acceleration algorithms on the FPGA. It then addresses the process of design, implementation, simulation and synthesis of the resulting implementation. It made analysis of the achieved solution. The aim of the project was to create a functional solution of accelerated algorithm, thus enabling its use in the real application and, finally, establishment of czech written material on this issue.
|
|
|
Telepresence Autonomous Robot for Exploration of Unapproachable Areas
Krkavec, Martin ; Janoušek, Vladimír (referee) ; Rozman, Jaroslav (advisor)
The subject of this master's thesis was to get familiar with a robot developed at the Department of Intelligent Systems of FIT VUT Brno. The goal of this work was to design and then implement hardware and software improvements of the robot so it could be capable of telepresence exploration of a narrow cave using remote control, including autonomous return back to the entrance. Also suggest possible extensions for a further improvement of the robot.
|
|
|
GPS and Accelerometer Based Speedometer
Novotný, Tomáš ; Fiala, Jiří (referee) ; Orság, Filip (advisor)
This thesis deals with a design of speedometer for sportsmen, which is able to display current speed and to record a trip. The proposed parts are small enough. That's why sportsman won't be bothered much. The GPS is used for measurement of speed and to determine position. A strip, which consists of LED diodes, is used for speed displaying. The strip is situated in a sportsman's glasses. A trip is recorded to a MultiMediaCard. The FAT file system is used on the memory card.
|
|
|
Implementation of Generic VLIW Processor in FPGA
Kuběna, Petr ; Přikryl, Zdeněk (referee) ; Husár, Adam (advisor)
VLIW processors are parallel computing devices that are used in embedded devices as well as in servers. My thesis contains description of this architecture. It is aimed at making and subsequently implementing design of custom general-purpose VLIW processor with wide range of configurable parameters. Operational implementation of such processor in VHDL which can be tested on FITkit platform is an integral part.
|
|
|
The Design of Minimal Bluetooth Stack
Gazda, Martin ; Zbořil, František (referee) ; Hanáček, Petr (advisor)
This master's thesis main aim is to design minimal Bluetooth stack for embedded applications running on an education platform FITkit. This paper contains a theoretical foundation for that work and implementation description. The main section includes Bluetooth protocol stack design and main opportunities which such a design raises.
|
|
|
Smartcard Protocol Analyzer
Dzurňák, Tomáš ; Zbořil, František (referee) ; Hanáček, Petr (advisor)
The goal of this project is to develop a analyzer of communication between a smart card and reader terminal. The analyzer should be able to diagnose and control correlations of standards. The thesis include description of standards to be familiar with and a detail description of standard ISO/IEC 7816-3, that introduce monitored protocol. The thesis also involves development kit features and a design of application.
|
|
|
Secure PC Connection
Winter, Jan ; Škarvada, Jaroslav (referee) ; Kubek, Ján (advisor)
Aim of this master's thesis is the creation of serial communication interface for FITkit. This serial interface is a full duplex industrial bus based on 20mA loop circuit and it should allow connection of two FITkits by RS-485. Aim of this paper is to design simple software allowing communication of two FITkits and to secure this communication on RS-485 link against interference or transfer errors.
|
|
|
Analysis of Real-Time Operating System Kernels Running on FITkit
Rajnoha, Peter ; Šimek, Václav (referee) ; Strnadel, Josef (advisor)
The project is dedicated to the identification of the problems found while building RT operating systems for use in embedded devices. The project's main topic is the possibility of using RT system in the FITkit platform and it also discusses individual problems and their possible solutions. One of the problems is the way of acquiring the timing information for tasks to ensure their RT properties. We have extended existing simulator for given microcontroller that is also part of the FITkit. The simulator can be used for detailed monitoring of the execution of individual tasks in the system based on dynamic analysis, collecting timing statistics for given blocks of the program or it can be extended by new modules. The RM scheduling mechanism has been integrated into the FreeRTOS system as an example by considering the knowledge of the concrete operating system and acquired timing information.
|
|
| |
|
|
QDevKit Project Designer
Šimek, Petr ; Strnadel, Josef (referee) ; Vašíček, Zdeněk (advisor)
The purpose of this thesis is to introduce a reader with existed commercial applications and control the FITkit using QDevKit. The main goal of the thesis is proposed and implemeted modul for application QDevKit which makes easy proposal and progress applications for platform FITkit.
|
guest ::
