|
|
Web Based Simulator of Superscalar Processors
Majer, Michal ; Olšák, Ondřej (referee) ; Jaroš, Jiří (advisor)
A clear and interactive visualization of the superscalar processor is a valuable tool for studying its operation, particularly due to its complexity. The main contribution of this work is the extension of the existing RISC-V instruction set simulator with a new web-based user interface and improvements of the simulation quality. Nearly all modules of the simulator have been enhanced. Among other things, errors in the implementation have been resolved, statistics collection has been improved, and the instruction set has been expanded. The integration with the C language compiler is of great benefit. The simulator has been expanded to include HTTP and CLI interfaces. The React library has been utilized for implementing the web application. The result of the work is a functional and tested application, ready for practical use and with a positive impact on education.
|
|
|
The I/O simulator for Micro800 PLC
Popovič, Peter ; Kacz, Peter (referee) ; Štohl, Radek (advisor)
This bachelor thesis deals with the design of an I/O simulator with the Micro800 series PLC from Allen-Bradley. The thesis includes a survey of standardized discrete and analog signals for PLCs. Furthermore, the equipment of the input and output simulator is proposed, as well as the creation of wiring diagrams for the PLC and its peripherals. A test application that verifies the functionality of the simulator is also described. The whole thesis concludes with the verification of the correct functionality of this design. Keywords Simulator, PLC,
|
|
|
Playstation 1 Emulator with Higher Rendering Resolution
Stupka, Filip ; Šimek, Václav (referee) ; Jaroš, Jiří (advisor)
This thesis investigates the augmentation of visual fidelity in PlayStation 1 emulation by implementing advanced rendering techniques for higher resolution output. The study begins with a thorough analysis of the original hardware architecture, identifying components impacting graphical output. Focusing on developing a custom emulator, the research addresses challenges associated with upscaling graphics while maintaining compatibility with existing game software. The findings provide valuable insights for retro gaming enthusiasts and researchers, showcasing the successful implementation of a PlayStation 1 emulator with higher rendering resolution to preserve the legacy of classic games.
|
|
|
Cellular automatons - 1D and 2D simulator
Sova, Filip ; Šoustek, Petr (referee) ; Matoušek, Radomil (advisor)
This bachelor thesis is focused on design of a cellular automata (CA) simulator. It was implemented in a one-dimensional (1D) and two-dimensional (2D) world. The theoretical part covers the history, basic principles, classification and practical use of CAs, including an overview of libraries in Python. The practical part includes a description of the user interface for defining and visualizing CA using the pygame, pygame_gui and numpy libraries. The result is a user-friendly and flexible simulator that can be used for the study of cellular automata.
|
|
| |
|
|
Modernization of the I/O simulator for PLC
Veselý, Petr ; Jirgl, Miroslav (referee) ; Štohl, Radek (advisor)
This thesis deals with the reconstruction of an I/O simulator for PLC. The content of the first chapter is an introduction to the PLC and a description of the standardization of discrete and analog signals. Subsequently, the physical simulator located in the laboratory is described. The next part of this thesis is devoted to the design of the modification of the analog inputs and outputs in order to communicate properly with the modules. Further, the modification of the analog outputs on the simulator and also the modification of the cables between the PLC and the simulator are presented. In the fifth chapter I describe the Add Profile technology and then present the solution of the demonstration and test problem. Finally, I describe the verification of the functionality of all simulators.
|
|
|
On-orbit docking simulator
Červenka, Rostislav ; Kašpárek, Tomáš (referee) ; Chudý, Peter (advisor)
Tato práce se ponoří do rozmanité domény dokování na oběžné dráze. Cílem je navrhnout a implementovat dokovací simulátor na oběžné dráze pro Android zařízení. Simulátor bude založen na Clohessy-Wiltshireových rovnicích, které se používají k modelování relativního pohybu dvou kosmických lodí na oběžné dráze. Uživatel bude ovládat jednu z nich a jeho cílem je využít dostupné dotykové a pohybové vstupy a připojit se k druhé. Simulátor zapouzdřuje různé scénáře dokování na oběžné dráze a poskytuje pohlcující a vzdělávací zážitek pro uživatele se zájmem o vesmírné technologie.
|
|
| |
|
|
Financial Protocol Simulator
Vymlátil, Martin ; Pluskal, Jan (referee) ; Veselý, Vladimír (advisor)
This paper deals with the creation of a simulator for financial protocols ISO8583 and SPDH.The simulator was designed and implemented in C++ language based on the analysis of the financial protocols. The simulator was tested on pre-prepared authorization messages and was also tested against the real POS terminal. Possible extensions for the simulator were discussed at the end of this thesis.
|
|
| |
guest ::
