|
|
Hardware Implementation of CRC for High Speed Networks
Belešová, Michaela ; Martínek, Tomáš (referee) ; Matoušek, Jiří (advisor)
This bachelor's thesis deals with a problem of hardware implementation of CRC for high speed networks. In the first section, there is a description of basic information about CRC and several methods for CRC calculation. From methods described in the first section methods representing Galois fields and methods describing connection of units computing CRC in parallel and in series were chosen. Based on these methods an implementation was created. This implementation expects 256b input words and achieves throughput over 40Gbps. This implementation also deals with a problem of unaligned starts and ends of frames and possible occurrence of pieces from two different frames in the same word. The whole solution was designed with minimal resource usage in mind.
|
|
|
Generator of IPv6 Tables
Lorenc, Marián ; Bartoš, Václav (referee) ; Matoušek, Jiří (advisor)
The increasing number of IPv6 prefixes in routing tables require creation of efficient lookup algorithms, which are adapted to the length of prefixes. To create and to test these algorithm,s it is necessary to have extensive tables, which currently do not exist. This thesis is about design and implementation of generator of such tables. Many series of analysis were performed before the implementation. These series were about observing properties of real and generated IPv6 sets of prefixes. The final application was implemented in the way that it corresponds as much as possible to real sets. The correctness of the generator was tested by comparing the bit values of generated and real IPv6 sets.
|
|
|
Graphical User Interface for Packet Generator
Chromčák, Michal ; Kováčik, Michal (referee) ; Matoušek, Jiří (advisor)
According to increasing requirements on speed of different software and hardware components, there are solutions, which can, by principle, reach better parameters, then solutions commonly known. One of them is to use software with hardware acceleration on the field of generating synthetic network traffic. Exactly this way a packet generator was implemented, in current version without graphical user interface. But to let this system spread into the target group of users, there is need to implement also this interface. This bachelor's thesis describes proposal of graphical interface, its implementation in JavaFX programming language, testing on real users and tutorial demonstrating how to use this interface.
|
|
|
Visualization of Longest Prefix Match Algorithms
Fomiczew, Jiří ; Matoušek, Jiří (referee) ; Kováčik, Michal (advisor)
This thesis describes the design and implementation of program for vizualization of algorithms for longest pre fix match (LPM), which is one of the most important tasks for packet classi cation and routing in TCP/IP networks. It describes necessary theory and details about selected algorithms - Trie, Tree Bitmap and CPE. Furthermore, it describes the design and implementation of program for vizualization of the search process of these algorithms with emphasis on the potential use for educational purposes. Finally, it describes the possibilities for future development and expansion of the program.
|
|
|
Implementation and Verification of Network Interface Blocks
Matoušek, Jiří ; Kaštil, Jan (referee) ; Tobola, Jiří (advisor)
Network interface blocks are basic part of the NetCOPE platform where they help to the network application designers to deal with problems of implementing the Data Link Layer of the OSI Reference Model, especially the MAC sublayer. This thesis is focused on the design and implementation of such network interface blocks operating at speed 10 Gb/s. Designed input interface block provides checking of several parts of the Ethernet frame and allows discarding of this frame based on checking results. Output interface block supports replacing frame's Source Address by a pre-set value and provides frame's CRC computation. Both network interface blocks also include a set of frames counters. Implemented network interface blocks were tested on the COMBO card. SystemVerilog verification testbench was also designed for both network interface blocks.
|
|
|
Longest Prefix Match Algorithms
Sedlář, František ; Matoušek, Jiří (referee) ; Tobola, Jiří (advisor)
This master's thesis explains basics of the longest prefix match (LPM) problem. It analyzes and describes chosen LPM algorithms considering their speed, memory requirements and an ability to implement them in hardware. On the basis of former findings it proposes a new algorithm Generic Hash Tree Bitmap. It is much faster than many other approaches, while its memory requirements are even lower. An implementation of the proposed algorithm has become a part of the Netbench library.
|
|
|
Framework for Dynamic Partial Reconfiguration of Virtex-5 FPGA
Raček, Jakub ; Viktorin, Jan (referee) ; Matoušek, Jiří (advisor)
The thesis is focused on design and implementiation of a framework for Dynamic Partial Reconfiguration for FPGA architecture Virtex-5. The aim of the framework is to simplify creating applications with hardware accelerators using Dynamic Partial Reconfiguration. Using this framework, a demonstration application was created for pattern-matching incoming network packets. The process of Dynamic Partial Reconfiguration is controlled by GNU/Linux type operating system, which runs on MicroBlaze processor. This also allows to run less demanding applications and the processing of packets using software.
|
|
|
Creating Timetables Using Genetic Algorithms
Horký, Aleš ; Matoušek, Jiří (referee) ; Minařík, Miloš (advisor)
This bachelor thesis contains design and implementation of two-phase genetic algorithm intended for creating timetable schedules at primary schools. The algorithm is designed for maximum reduction of state space of solved problem without decrease of its universality. The implementated program in C++ language is applicable for creating timetable schedules at small and medium sized schools.
|
|
|
Financing Projects from EU Funds
Procházková, Jana ; Matoušek, Jiří (referee) ; Heralecký, Tomáš (advisor)
Thesis addresses the issue of funding the European Union, notably through the State Agricultural Intervention Fund in Agrospol Hradek, spol. s r.o. The work builds on the current situation in society, the attention is focused on project financing irrigation pumping station on the water "Rajčatovna". In other parts of the work is submitted by a means of financing the project.
|
|
|
Computer modelling of mixture formulas of composite materials
Matoušek, Jiří ; Frk, Martin (referee) ; Rozsívalová, Zdenka (advisor)
Submitted work engage in modelling of progressions of dielectric variables and aplication of mixture formulas for solution of composite materials in dependency on frequency. Theoretical part engage in theory of dielectric materials and composite materials and contains summary of basic mixture formulas. A part of work is programm which can be used in education. It allows modelling of permitivity, loss factor and loss number in dependency on frequency and Cole-Cole circle diagram in materials. In mixtures modelling of Maxwell´s, Bőttcher´s and Lichtenecker´s mixture formulas.
|
guest ::
RSS feed.