Original title: Saving area and power consumption in 65 nm digital standard cell library
Authors: Král, Vojtěch
Document type: Papers
Language: eng
Publisher: Vysoké učení technické v Brně, Fakulta elektrotechniky a komunikačních technologií
Abstract: This study aims to investigate multi-bit pulsed latches in comparison with multi-bit flip flops as one of the low-power solutions in 65 nm technology process. Topologies of pulse generators and multi-bit pulsed latches were investigated to find out which can be more suitable. The pulse generator was chosen because of its low power and a small area in comparison with other options. The pulse generator is made of a simple AND logical gate and a double-stacked inverter. The pulsed latch was also chosen because of its low power, small area, and reliability of the circuit. The chosen topology is modified PPCLA. Simulations of the chosen topology had shown that multi-bit flip flops could be replaced with more effective multi-bit pulsed latches.
Keywords: chip development; digital standard library; integrated circuits; low power methods; multi-bit pulsed latch; pulse generator
Host item entry: Proceedings I of the 28st Conference STUDENT EEICT 2022: General papers, ISBN 978-80-214-6029-4

Institution: Brno University of Technology (web)
Document availability information: Fulltext is available in the Brno University of Technology Digital Library.
Original record: http://hdl.handle.net/11012/209324

Permalink: http://www.nusl.cz/ntk/nusl-524751


The record appears in these collections:
Universities and colleges > Public universities > Brno University of Technology
Conference materials > Papers