Original title: Simulace procesoru ARM pro výuku programování v asembleru
Translated title: Simulation of an ARM Processor for the Education of Programming in Assembler
Authors: Ondryáš, Ondřej ; Goldmann, Tomáš (referee) ; Orság, Filip (advisor)
Document type: Bachelor's theses
Year: 2022
Language: cze
Publisher: Vysoké učení technické v Brně. Fakulta informačních technologií
Abstract: [cze] [eng]

Keywords: A32; AArch32; Arm; assembler; assembly language; DAP; Debug Adapter; debugging; education; emulation; extension; instruction; Language Server; LSP; remote assembling; simulation; stepping through code; Unicorn; Visual Studio Code; A32; AArch32; Arm; assembler; DAP; emulace; instrukce; jazyk symbolických adres; jazykový server; krokování kódu; ladicí adaptér; ladění; LSP; rozšíření; simulace; Unicorn; Visual Studio Code; vzdálený překlad; výuka

Institution: Brno University of Technology (web)
Document availability information: Fulltext is available in the Brno University of Technology Digital Library.
Original record: http://hdl.handle.net/11012/208257

Permalink: http://www.nusl.cz/ntk/nusl-507877


The record appears in these collections:
Universities and colleges > Public universities > Brno University of Technology
Academic theses (ETDs) > Bachelor's theses
 Record created 2022-09-04, last modified 2022-09-04


No fulltext
  • Export as DC, NUŠL, RIS
  • Share