Original title: The Optimisation Of Large Scale Logical Circuits
Authors: Seda, Pavel
Document type: Papers
Language: eng
Publisher: Vysoké učení technické v Brně, Fakulta elektrotechniky a komunikačních technologií
Abstract: In the phase of designing the logical circuits, it is essential to minimise the number of elements because it leads to the more reliable, more secure, and cheaper solution. For the logical functions with less than 4 variables, the Karnaugh maps are suitable. However, in practice, we encounter usually a much more complex function, in those cases, we could apply Boolean algebra laws directly or use the Quine-McCluskey method, which is based on their systematic use. Unfortunately, this method does not usually provide a minimal form of logical function for really large scale logical functions, and in a result may be redundant expressions. For that reason, we show that we could apply an additional phase which leads to the set covering problem which needs to cover all the inputs by the obtained outputs. Since this problem is N P-hard, it is necessary to use heuristic methods, such as simulated annealing.
Keywords: logic circuits; minimisation; set covering problem; simulated annealing
Host item entry: Proceedings of the 25st Conference STUDENT EEICT 2019, ISBN 978-80-214-5735-5

Institution: Brno University of Technology (web)
Document availability information: Fulltext is available in the Brno University of Technology Digital Library.
Original record: http://hdl.handle.net/11012/186717

Permalink: http://www.nusl.cz/ntk/nusl-414619


The record appears in these collections:
Universities and colleges > Public universities > Brno University of Technology
Conference materials > Papers