Original title: Floating-Point-Like Arithmetic for FPGA
Authors: Matoušek, Rudolf ; Líčko, Miroslav ; Heřmánek, Antonín ; Softley, C.
Document type: Papers
Conference/Event: International Student Conference on Electrical Engineering /6./, Praha (CZ), 2002-05-23
Year: 2002
Language: eng
Abstract: In recent years we have investigated the use of a logarithmic number representation as an alternative to floating-point. Efficient techniques have been developed to facilitate arithmetic comparable to single precision floating-point in the logarithmic domain.
Keywords: HSLA, RLS, LNS; IP core, DSP
Project no.: CEZ:AV0Z1075907 (CEP), LN00B096 (CEP), 33544
Funding provider: GA MŠk, ESPRIT
Host item entry: POSTER 2002

Institution: Institute of Information Theory and Automation AS ČR (web)
Document availability information: Fulltext is available at the institute of the Academy of Sciences.
Original record: http://hdl.handle.net/11104/0130955

Permalink: http://www.nusl.cz/ntk/nusl-34928


The record appears in these collections:
Research > Institutes ASCR > Institute of Information Theory and Automation
Conference materials > Papers
 Record created 2011-07-01, last modified 2024-01-26


No fulltext
  • Export as DC, NUŠL, RIS
  • Share