Original title: Pipelined logarithmic 32bit ALU for Celoxica DK1
Authors: Heřmánek, Antonín ; Kadlec, Jiří ; Matoušek, Rudolf ; Líčko, Miroslav ; Pohl, Zdeněk
Document type: Papers
Conference/Event: MATLAB 2001 /9./, Praha (CZ), 2001-10-11
Year: 2001
Language: eng
Abstract: This paper presents and compares two possible solution for floating point-like HW, based on a 32bit logarithmic ALU. There are described the implementation, parametres nad the basic use of a non-pipelined ALU. Both Virtex FPGA cores are encapsulated in function like API interface compatible with Handel-C 2.1 and the new DK1 tool from Celoxica.
Project no.: AV0Z1075907 (CEP), HSLA 33544
Funding provider: ESPRIT
Host item entry: Sborník příspěvků 9.ročníku konference MATLAB 2001

Institution: Institute of Information Theory and Automation AS ČR (web)
Document availability information: Fulltext is available at the institute of the Academy of Sciences.
Original record: http://hdl.handle.net/11104/0130759

Permalink: http://www.nusl.cz/ntk/nusl-34876


The record appears in these collections:
Research > Institutes ASCR > Institute of Information Theory and Automation
Conference materials > Papers
 Record created 2011-07-01, last modified 2024-01-26


No fulltext
  • Export as DC, NUŠL, RIS
  • Share