National Repository of Grey Literature 2 records found  Search took 0.00 seconds. 
Methodology for Testing of High-speed FPGA Cards
Šulc, Tomáš ; Oujezský, Václav (referee) ; Škorpil, Vladislav (advisor)
This work deals with design and implementation of a methodology for testing RAM memories connected to an FPGA circuit on Combo cards. In theoretical part of the work RAM faults are sorted by the way they affect the function of the memory and the algorithms to detect them are specified. In practical part, the methodology for testing RAM memories located on Combo cards are proposed, implemented and verified. The NetCOPE framework was used for the implementation. Within the NetCOPE structure, the project was divided into a hardware accelerated application for an FPGA circuit and a software application for a host computer. The project was designed with respect to an easy transfer to other versions of Combo cards.
Methodology for Testing of High-speed FPGA Cards
Šulc, Tomáš ; Oujezský, Václav (referee) ; Škorpil, Vladislav (advisor)
This work deals with design and implementation of a methodology for testing RAM memories connected to an FPGA circuit on Combo cards. In theoretical part of the work RAM faults are sorted by the way they affect the function of the memory and the algorithms to detect them are specified. In practical part, the methodology for testing RAM memories located on Combo cards are proposed, implemented and verified. The NetCOPE framework was used for the implementation. Within the NetCOPE structure, the project was divided into a hardware accelerated application for an FPGA circuit and a software application for a host computer. The project was designed with respect to an easy transfer to other versions of Combo cards.

Interested in being notified about new results for this query?
Subscribe to the RSS feed.