National Repository of Grey Literature 24 records found  previous11 - 20next  jump to record: Search took 0.01 seconds. 
Tuning and implementation of DSP algorithms on FPGA
Líčko, Miroslav ; Pohl, Zdeněk ; Matoušek, Rudolf ; Heřmánek, Antonín
The article describes an algoritms development process for FPGA. It is shown on the example of the implementation of the QR RLS algorithm. To realise it means to perform operations such multiplication, division and square root.The research indicates, that the logarithmic arithemtic unit can reused for the real data type processing in some cases such a QR RLS algoritm.The developed prototype of logaritmic unit is tested on DSP algorithms using Matlab.
Pipelined logarithmic 32bit ALU for Celoxica DK1
Heřmánek, Antonín ; Kadlec, Jiří ; Matoušek, Rudolf ; Líčko, Miroslav ; Pohl, Zdeněk
This paper presents and compares two possible solution for floating point-like HW, based on a 32bit logarithmic ALU. There are described the implementation, parametres nad the basic use of a non-pipelined ALU. Both Virtex FPGA cores are encapsulated in function like API interface compatible with Handel-C 2.1 and the new DK1 tool from Celoxica.

National Repository of Grey Literature : 24 records found   previous11 - 20next  jump to record:
See also: similar author names
2 HEŘMÁNEK, Aleš
Interested in being notified about new results for this query?
Subscribe to the RSS feed.