National Repository of Grey Literature 2 records found  Search took 0.01 seconds. 
RAM-Tester Design in VHDL
Charvát, Jiří ; Straka, Martin (referee) ; Strnadel, Josef (advisor)
This paper describes various approaches to hardware testing semiconductor memory. We describe the priciple of basic memory types, the way which each of them stores information and their comunication protocol. Following part deals with common failures which may occur in the memory.  The section also describes the implementation of memory model and tester designed in VHDL language. It is possible to inject some errors into memory, which are later detected by the tester. The final section shows the response of tester to various error types according to used error detection method. The paper is especially focused on failure detection by variants of march test.
RAM-Tester Design in VHDL
Charvát, Jiří ; Straka, Martin (referee) ; Strnadel, Josef (advisor)
This paper describes various approaches to hardware testing semiconductor memory. We describe the priciple of basic memory types, the way which each of them stores information and their comunication protocol. Following part deals with common failures which may occur in the memory.  The section also describes the implementation of memory model and tester designed in VHDL language. It is possible to inject some errors into memory, which are later detected by the tester. The final section shows the response of tester to various error types according to used error detection method. The paper is especially focused on failure detection by variants of march test.

Interested in being notified about new results for this query?
Subscribe to the RSS feed.