National Repository of Grey Literature 4 records found  Search took 0.01 seconds. 
Design and development of sigma-delta AD converter in switched capacitor technique
Forejtek, Jiří ; Fujcik, Lukáš (referee) ; Háze, Jiří (advisor)
The work deals with the design of novel high order sigma-delta AD converter using switched-capacitors approach. Model of the ideal and real architecture of the third order sigma-delta modulator was designed in MATLAB SIMULINK. The comparison of the ideal and real model of sigma delta architecture is described in this thesis. On the basis of simulation results in MATLAB SIMULINK the stages of modulator on transistors level in CMOS technology were designed. Fully differential operational amplifier, switched capacitor integrator, summing amplifier, comparator, one bit digital to analog converter and nonoverlapping clock generator were designed. The circuit of third order sigma-delta modulator was simulated in CADENCE. Layout of operational amplifier and switched capacitor integrator was made. Through the use of MATLAB was designed decimation filter as well.
Pipelined AD converter using switched capacitor approach
Zavoral, Pavel ; Pavlík, Michal (referee) ; Háze, Jiří (advisor)
The work deals with design of novel pipelined AD converter using switched-capacitors approach.
Design and development of sigma-delta AD converter in switched capacitor technique
Forejtek, Jiří ; Fujcik, Lukáš (referee) ; Háze, Jiří (advisor)
The work deals with the design of novel high order sigma-delta AD converter using switched-capacitors approach. Model of the ideal and real architecture of the third order sigma-delta modulator was designed in MATLAB SIMULINK. The comparison of the ideal and real model of sigma delta architecture is described in this thesis. On the basis of simulation results in MATLAB SIMULINK the stages of modulator on transistors level in CMOS technology were designed. Fully differential operational amplifier, switched capacitor integrator, summing amplifier, comparator, one bit digital to analog converter and nonoverlapping clock generator were designed. The circuit of third order sigma-delta modulator was simulated in CADENCE. Layout of operational amplifier and switched capacitor integrator was made. Through the use of MATLAB was designed decimation filter as well.
Pipelined AD converter using switched capacitor approach
Zavoral, Pavel ; Pavlík, Michal (referee) ; Háze, Jiří (advisor)
The work deals with design of novel pipelined AD converter using switched-capacitors approach.

Interested in being notified about new results for this query?
Subscribe to the RSS feed.