National Repository of Grey Literature 2 records found  Search took 0.00 seconds. 
Instruction Scheduler of C Compiler for VLIW Architecture
Mináč, Tomáš ; Trmač, Miloslav (referee) ; Hruška, Tomáš (advisor)
This bachelor thesis discusses about VLIW processor architecture and about the part of the compiler which is designed for instruction scheduling. It describes LLVM compiling platform, especially those parts which are important to create new schedulling pass for VLIW architecture. Creation schedulling pass is also a result of this work. Futhermore, test results of newly Scheduling pass are described. Test was conducted on VEX architecture.
Instruction Scheduler of C Compiler for VLIW Architecture
Mináč, Tomáš ; Trmač, Miloslav (referee) ; Hruška, Tomáš (advisor)
This bachelor thesis discusses about VLIW processor architecture and about the part of the compiler which is designed for instruction scheduling. It describes LLVM compiling platform, especially those parts which are important to create new schedulling pass for VLIW architecture. Creation schedulling pass is also a result of this work. Futhermore, test results of newly Scheduling pass are described. Test was conducted on VEX architecture.

Interested in being notified about new results for this query?
Subscribe to the RSS feed.