|
|
Small Computer Network Design
Bátora, Peter ; Jordán, Vilém (referee) ; Ondrák, Viktor (advisor)
The aim of this thesis is to analyse the current state of the computer network of the company and its requirements to improve the network, then to propose necessary changes and how they are going to be implemented. The work will also be a description of the appropriate network components, technology selection, and implementation process.
|
|
|
Modelling of L2 Loop-Preventing Protocols
Hrnčiřík, Matej ; Grégr, Matěj (referee) ; Veselý, Vladimír (advisor)
This thesis informs about currently used technologies, which provide loop protection on data link layer of computer networks. It clarifies issues of Ethernet networks. Chosen protocols are then closely described. There are presented advantages and disadvantages of chosen protocols and they are compared to other technologies. Practical section describes the initial implementation of IS-IS in OMNeT++ environment, which serves as the basic building block of TRILL protocol. An important issue is to verify correctness of implementation.
|
|
|
Impact of Communication Parameters on Energy Consumption of Zigbee Devices
Popelka, Jan ; Červenka, Vladimír (referee) ; Šimek, Milan (advisor)
This thesis deals with the energy research and design a simple wireless sensor networks. The data modules with ZigBee wireless communication technology. The main feature of wireless sensor networks is the minimal energy devices at low cost and maximum data reliability. Furthermore, the work describes firmware for communicating nodes with the ability to change parameters of data transmission and thus affect the energy consumption node. Calculations of energy consumption, compared with the measured results, the discharge characteristics of the battery packs and lifetime broadcasting node is contained in the final chapters of this work.
|
|
|
Implementation of ethernet communication inteface into FPGA chip
Skibik, Petr ; Fujcik, Lukáš (referee) ; Bohrn, Marek (advisor)
The thesis deals with the implementation of Ethernet-based network communication interface into FPGA chip. VHDL programming language is used for description of the hardware. The interface includes the implementation of link-layer Ethernet protocol and network protocols such as IPv4, ARP, ICMP and UDP. The final design allows bi-directional communication on the transport-layer level of TCP/IP model. The designed interface was implemented into Virtex5 FPGA chip on development board ML506 by Xilinx.
|
guest ::
