|
|
Design of selected IEEE 802.1Q standard parts
Kliment, Filip ; Pristach, Marián (referee) ; Fujcik, Lukáš (advisor)
This thesis deals with network substandards from the TSN group (IEEE 802.1Q), which deal with prioritization of network traffic in TSN networks. These sub-standards include 802.1QBV and 802.1QBU, which have been described in more detail and compared in terms of network permeability and latency. Substandard 802.1QBU was chosen for the design implementation in FPGA. The design was described in VHDL. The designed design was verified by simulations, using self-tests. The work includes synthesis and time analysis.
|
|
|
Ethernet for metallic cables
Víteček, Aleš ; Člupek, Vlastimil (referee) ; Zeman, Václav (advisor)
The bachelor thesis "Ethernet for Metallic Cables" deals with the analysis of Ethernet technology, the most used technology for running computer networks. Specifically, it is focused on transmission via metallic line. The aim of this thesis is description of technology, research of the latest Ethernet standards, including the latest categories of metallic lines. Laboratory tasks and its implementation are described below. This thesis also contains a detailed lab instructions and reference values.
|
|
|
Small Computer Network Design
Bátora, Peter ; Jordán, Vilém (referee) ; Ondrák, Viktor (advisor)
The aim of this thesis is to analyse the current state of the computer network of the company and its requirements to improve the network, then to propose necessary changes and how they are going to be implemented. The work will also be a description of the appropriate network components, technology selection, and implementation process.
|
|
|
Switches security risks
Halaška, Peter ; Novotný, Bohumil (referee) ; Sobek, Jiří (advisor)
The aim of this thesis was to study and subsequently process issues of securing switches operating at the data link layer of OSI/ISO model. Map individual switch attacks with their review. On the basis of this information realize chosen attacks with presented results.
|
|
|
Modelling of L2 Loop-Preventing Protocols
Hrnčiřík, Matej ; Grégr, Matěj (referee) ; Veselý, Vladimír (advisor)
This thesis informs about currently used technologies, which provide loop protection on data link layer of computer networks. It clarifies issues of Ethernet networks. Chosen protocols are then closely described. There are presented advantages and disadvantages of chosen protocols and they are compared to other technologies. Practical section describes the initial implementation of IS-IS in OMNeT++ environment, which serves as the basic building block of TRILL protocol. An important issue is to verify correctness of implementation.
|
|
|
Modelling IS-IS and TRILL
Marek, Marcel ; Grégr, Matěj (referee) ; Veselý, Vladimír (advisor)
In this thesis, we describe the principles of IS-IS routing protocol. We introduce the current state of implementation of this protocol within the simulation framework OMNeT++. We present the implementation of the IS-IS protocol created within the ANSA project. Moreover, we employ its variant called TRILL that is nowadays deployed as replacement of STP in data-center environment. The aim is to enable the modelling of the protocols without the need having to build physical architecture.
|
guest ::
