National Repository of Grey Literature 1 records found  Search took 0.00 seconds. 
Graphical Simulator of Superscalar Processors
Horký, Jakub ; Šimek, Václav (referee) ; Jaroš, Jiří (advisor)
In this thesis, I firstly focus on functional units inside processors and how they are interconnecetd in scalar and superscalar processor. Then, I describe the memory hieararchy with focus on caches. Next, I describe how compilers do translation from higher level language into assembly. Then, I have a look at available processor simulators and cache simulators and more closely describe the simulator that this thesis is based on. Thanks to the information from the analysis, I propose possible extensions to the simulator by adding memory subsystem, compiler and gathering more statistics. In the end, I have a look at my implementation and investigate possible benefits to the "Computation Systems Architectures" lectures

Interested in being notified about new results for this query?
Subscribe to the RSS feed.