No exact match found for Hulenyi,, Ladislav, using Hulenyi Ladislav instead...
National Repository of Grey Literature 2 records found  Search took 0.02 seconds. 
Optimalization of CMOS Chip Interconnection Process for Higher Current Load
Novotný, Marek ; Mach,, Pavel (referee) ; Hulenyi,, Ladislav (referee) ; Szendiuch, Ivan (advisor)
This work deals with silicon chip interconnection with a view to high current up to 10A. A wire bonding method is used for interconnection. The first part of investigation is focused on the modeling and simulation by the help of program ANSYS. Thermo mechanical stressing and current density is important parts of this research. Stress and current density distribution are results of the first part. The experimental part describes transition resistance, electro migration and thermal process in the connection of wire and chip pad. A controlled current source (0 – 10A) is used for measurement. The current source makes it possible to 4-point method measurement with sampling rate 1,5MHz.
Optimalization of CMOS Chip Interconnection Process for Higher Current Load
Novotný, Marek ; Mach,, Pavel (referee) ; Hulenyi,, Ladislav (referee) ; Szendiuch, Ivan (advisor)
This work deals with silicon chip interconnection with a view to high current up to 10A. A wire bonding method is used for interconnection. The first part of investigation is focused on the modeling and simulation by the help of program ANSYS. Thermo mechanical stressing and current density is important parts of this research. Stress and current density distribution are results of the first part. The experimental part describes transition resistance, electro migration and thermal process in the connection of wire and chip pad. A controlled current source (0 – 10A) is used for measurement. The current source makes it possible to 4-point method measurement with sampling rate 1,5MHz.

Interested in being notified about new results for this query?
Subscribe to the RSS feed.