|
|
Advanced Techniques of C-to-HDL Tranformations
Michalik, Martin ; Křoustek, Jakub (referee) ; Přikryl, Zdeněk (advisor)
This thesis deals with proposal and implementation of advanced transformations used du- ring generation HDL from behavior description written in C language, which is part of architecture specification in CodAL language. These transformations focus either on the reduction of time required for execution, increasing frequency or area reduction of target hardware. This thesis discusses main problems of C to HDL transformation and describes principles and analysis of proposed transformations. Transformations results are discussed based on the visualisation of control data flow and register transfer level graphs, simulation of generated VHDL source files in the ModelSim software and synthesis of these source files for target FPGA Vertix 5 in the Xilinx ISE software.
|
|
|
Matlab models of DC/DC converters with transformer
Michalík, Martin ; Knobloch, Jan (referee) ; Pazdera, Ivo (advisor)
The aim of the Bachelor thesis was getting in touch with standard topologies of DC/DC converters with transformer, their realization in programming environment Matlab/Simulink with usage of Simscape library and processing the results of simulations. Part of work is given to theory of transformers and design of transformers model, which is important part of every DC/DC converter with transformer. Model of transformer is based on theoretical background and functionality is checked up by reference model. The main part is aimed to enlighten functionality of different variety of DC/DC converters with transformer, creating their models in programming environment Matlab/Simulink, simulate those models and process results of simulations.
|
|
|
Advanced Techniques of C-to-HDL Tranformations
Michalik, Martin ; Křoustek, Jakub (referee) ; Přikryl, Zdeněk (advisor)
This thesis deals with proposal and implementation of advanced transformations used du- ring generation HDL from behavior description written in C language, which is part of architecture specification in CodAL language. These transformations focus either on the reduction of time required for execution, increasing frequency or area reduction of target hardware. This thesis discusses main problems of C to HDL transformation and describes principles and analysis of proposed transformations. Transformations results are discussed based on the visualisation of control data flow and register transfer level graphs, simulation of generated VHDL source files in the ModelSim software and synthesis of these source files for target FPGA Vertix 5 in the Xilinx ISE software.
|
|
|
Matlab models of DC/DC converters with transformer
Michalík, Martin ; Knobloch, Jan (referee) ; Pazdera, Ivo (advisor)
The aim of the Bachelor thesis was getting in touch with standard topologies of DC/DC converters with transformer, their realization in programming environment Matlab/Simulink with usage of Simscape library and processing the results of simulations. Part of work is given to theory of transformers and design of transformers model, which is important part of every DC/DC converter with transformer. Model of transformer is based on theoretical background and functionality is checked up by reference model. The main part is aimed to enlighten functionality of different variety of DC/DC converters with transformer, creating their models in programming environment Matlab/Simulink, simulate those models and process results of simulations.
|
guest ::
RSS feed.