|
|
Optimizations Methods for Freight Transportation
Gabonay, Michal ; Vašíček, Zdeněk (referee) ; Bidlo, Michal (advisor)
The following work concerns the study of the evolutionary algorithm, which optimizes freight transport planning. The demand for freight transport is constantly increasing nowadays and with creating, implementing and using proper route planning we are able to significantly reduce transportation costs. However, it is preferably to implement it in companies with large numbers of served customers and with a sufficiently large fleet of vehicles. The study starts by defining what fright transport planning problem is and by characterizing its existing specifications and variants. My work proceeds to give a background of the possible solutions to the multifaceted aspects of the problem. The specific subproblem I choose to focus on is the Vehicle routing problem with Pickup and Delivery for which I apply the optimization solution. In the main body of my thesis, I will elaborate on the chosen optimization solution which encompasses the genetic algorithm and evolutionary strategy. The aim of the study is to measure the suitability of the algorithms and techniques used, for which reason the final part of my work will deal with the analysis and evaluation of the experiments.
|
|
|
Polymorphic Image Filters
Salajka, Vojtěch ; Vašíček, Zdeněk (referee) ; Sekanina, Lukáš (advisor)
This thesis deals with the polymorphic image filter design. The study includes polymorphic circuits, their theoretical base and practical applications. It further focuses on the cartesian genetic programming that can be used for an evolutionary design of some types of image filters. The thesis continues with the specification of the evolutionary algorithm to be used for the design of the polymorphic image filters. The implementation of the algorithm is described in two versions -- a standard one running only on a CPU and an accelerated one that partially uses the GPU. Several polymorphic image filters are designed by means of the algorithm.
|
|
|
Sketchup Woodworking Plugin
Matěj, Aleš ; Bidlo, Michal (referee) ; Vašíček, Zdeněk (advisor)
Main goals of this work are to understand the SketchUp application, learn the basic tasks of fiberboard furniture design and the design and implementation of tools, which should increase efficacy of these tasks. Tools are created as plug-ins for SketchUp using its Ruby API. The text it self is focused on fundamentals of 3D computer graphics and use of them in SkechtUp, fiberboard furniture design processes and the woodworking plug-in it self. Described tools are used for creation of board models, their management through user interface and generation of edging for boards.
|
|
|
MS Office Add-In Module
Rusek, David ; Křivka, Zbyněk (referee) ; Vašíček, Zdeněk (advisor)
This work deals with the issue of addition of extension module to the text processor MS Word, table calculator MS Excel and tool for presentation creation MS PowerPoint from office set of programs MS Office. Module will support communication, synchronization and management of documents in remote and private storage, with support for version management. This all should work across different versions of MS Office application set. These are MS Office 2003 (11), 2007 (12) a 2010 (14), possibly even 2013 (15). Implementation is realized using programming language C# from .NET platform and PIA (Primary Interop Assemblies), which adds support for manipulation with applications and objects from MS Office application set.
|
|
|
IDE Interface for HW/SW Platform FITkit
Sigmund, Stanislav ; Šimek, Václav (referee) ; Vašíček, Zdeněk (advisor)
This thesis deals with an implementation of IDE controller on FPGA unit and hard drive connection. Besides, a lot of library functions were created that provide basic control of a hard drive and make accessible file system FAT32. Proposed controller was designed for platform FITKit and to enlarge memory capacity of this kit.
|
|
|
The Parallelization of a Compilation and Linking Process
Koláček, Vojtěch ; Vašíček, Zdeněk (referee) ; Slaný, Karel (advisor)
This bachelor's thesis deals with the parallelization of a compilation and linking process. Various tools for the automatization of the compilation process are discussed. The main criteria is focused on the ability of parallelization of the compilation process. Three systems which are able to parallelize the compilation process have been implemented. The implemented systems cooperate with Microsoft C/C++ Compiler and Intel C++ Compiler.
|
|
|
Evolutionary Design of Neural Networks
Beluský, Tomáš ; Vašíček, Zdeněk (referee) ; Minařík, Miloš (advisor)
The work deals with the development of the genetic algorithm, which designs the structure and learning of the neural networks. The fitness function also includes the number of hidden neurons, and thus we obtain the most optimal structure, which is reachable. The own versions of the operators are presented, which manage the entire process of evolution. The result of the work is a library for evolutionary design of neural networks. Moreover, graphical interface for setting parameters and displaying the results was created. In the experimental part the design is compared with other systems and algorithms. Finally, results are reviewed and the process for the following development of the system is outlined.
|
|
|
Image Classification Using Genetic Programming
Jašíčková, Karolína ; Vašíček, Zdeněk (referee) ; Sekanina, Lukáš (advisor)
This thesis deals with image classification based on genetic programming and coevolution. Genetic programming algorithms make generating executable structures possible, which allows us to design solutions in form of programs. Using coevolution with the fitness prediction lowers the amount of time consumed by fitness evaluation and, therefore, also the execution time. The thesis describes a theoretical background of evolutionary algorithms and, in particular, cartesian genetic programming. We also describe coevolutionary algorithms properties and especially the proposed method for the image classifier evolution using coevolution of fitness predictors, where the objective is to find a good compromise between the classification accuracy, design time and classifier complexity. A part of the thesis is implementation of the proposed method, conducting the experiments and comparison of obtained results with other methods.
|
|
|
Applications of Approximate Computation in Genetic Programming
Ševčík, David ; Vašíček, Zdeněk (referee) ; Bidlo, Michal (advisor)
This thesis deals with ways of application of approximate circuits into evolutionary design of classifiers using Cartesian genetic programming. The problem of hand-written digit recognition was chosen as a case study. The goal is to validate the capability of classifiers, which use approximate circuits to provide results with certain advantages compared to other conventional classifiers. The thesis demonstrates that by using approximate computing it is possible to acquire classifiers with a simpler implementation, while matching or sometimes even exceeding the precision of the other conventional classifiers.
|
|
|
Design of Digital Circuits at Transistor Level
Kešner, Filip ; Šimek, Václav (referee) ; Vašíček, Zdeněk (advisor)
This work aims to design process of integrated circuits on the transistor level, specially using evolutionary algorithm. For this purpose it is necessary to choose reasonable level of abstraction during simulation, which is used for evaluation candidate solutions by fitness function. This simulation has to be fast enough to evaluate thousands of candidate solutions within seconds. This work discusses already used techniques for transistor level circuit design and it chooses useful parts for new design of faster and more reliable automated design process, which would be able to design complex logic circuits. The thesis also discusses implementation of this system and used approach with regard to encountered problems in transistor-level circuit design and optimization by evolution.
|
guest ::
RSS feed.